I hereby certify that this correspondence among deposited with the United States Postal Service as first class mail in an envelope addressed to:

Attorney Docket No.: 015114-047930US Client Reference No.: A293-D1

ssistant Commissioner for Patents

shington, D.C. 20231

By: Time Cum Can

7-18-01 TIF10WE

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:

Raminda U. Madurawe et al.

Application No.: 09/606,252

Filed: June 28, 2000

For: HIGH VOLTAGE MOS DEVICES WITH HIGH GATED-DIODE BREAKDOWN VOLTAGE AND

PUNCH-THROUGH VOLTAGE

Examiner:

Paul E. Brock II

Art Unit:

2815

AMENDMENT

RECEIVED

JUL 17 283

Assistant Commissioner for Patents Washington, D.C. 20231

Sir:

In response to the Office Action mailed January 5, 2001, please amend the above-identified application as follows:

IN THE CLAIMS:

Please amend claims 27-28, and 35-37 as indicated below and in the attachment.

Please add new claims 38-40.

1 2'

27. (Amended)

A method of fabricating a transistor in an integrated circuit

2 device comprising:

providing a semiconductor substrate;

forming a gate oxide on the semiconductor substrate;

forming a gate on the gate oxide;

5